Posts

Showing posts from July, 2022

CPLDs & Xilinx

Image
One of the problems with GALs is the development tools which are way out of date. Though preparing the files by hand doesn't seem to be too difficult. The other problem is the relatively small number of pins. The next step up is  Complex Programmable Logic Devices ; CPLDs come in a far larger variety and there or some development kits available for the older legacy designs.    Some of Microchips' offerings, such as the ATF1504AS, can be programmed using WinCUPL like GALS. They also offer a full system such as ATF15XX-DK3-U that can be bought from the likes of Mouser at reasonable prices, though it is quite a high value for reasonable. Lattice & Intel also do similar things.   Having done a bit of research and found that Xilinx has released their old Integrated Synthesis Environment; ISE system, which does schematic capture. I decided to check out that route. Schematic capture is not used that much, but, I find it very useful when translating the logic designed in KiCAD and